UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/664,636	09/19/2003	Rebecca A. Kocot	5201-27000 03-0914	5055
Leo Peters	7590 04/06/200	EXAMINER		
LSI Logic Corp 1621 Barber La		KANG, INSUN		
Milpitas, CA 95			ART UNIT	PAPER NUMBER
•			2193	
			MAIL DATE	DELIVERY MODE
			04/06/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/664,636	KOCOT, REBECCA A.		
Examiner	Art Unit		
INSUN KANG	2193		

	11001110110	2100
The MAILING DATE of this communication app	ears on the cover sheet with the	correspondence address
THE REPLY FILED <u>23 March 2009</u> FAILS TO PLACE THIS A	PPLICATION IN CONDITION FOR	ALLOWANCE.
1. The reply was filed after a final rejection, but prior to or or application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Application (RCE) in compliance with 37 periods:	replies: (1) an amendment, affidav peal (with appeal fee) in compliance	rit, or other evidence, which places the with 37 CFR 41.31; or (3) a Request
a) The period for reply expiresmonths from the mailir	g date of the final rejection.	
b) The period for reply expires on: (1) the mailing date of this no event, however, will the statutory period for reply expire Examiner Note: If box 1 is checked, check either box (a) or	later than SIX MONTHS from the mailir (b). ONLY CHECK BOX (b) WHEN TH	ng date of the final rejection.
MONTHS OF THE FINAL REJECTION. See MPEP 706.07 Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of exunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office late may reduce any earned patent term adjustment. See 37 CFR 1.704(b) NOTICE OF APPEAL	e on which the petition under 37 CFR 1. ktension and the corresponding amount shortened statutory period for reply orig r than three months after the mailing da	of the fee. The appropriate extension fee jinally set in the final Office action; or (2) as
2. The Notice of Appeal was filed on A brief in com	pliance with 37 CFR 41.37 must be	filed within two months of the date of
filing the Notice of Appeal (37 CFR 41.37(a)), or any extension Notice of Appeal has been filed, any reply must be filed water MAMENDMENTS	ension thereof (37 CFR 41.37(e)), to	avoid dismissal of the appeal. Since a
 The proposed amendment(s) filed after a final rejection, (a) They raise new issues that would require further co (b) They raise the issue of new matter (see NOTE below) 	onsideration and/or search (see NO	
(c) They are not deemed to place the application in be appeal; and/or	tter form for appeal by materially re	
(d) ☐ They present additional claims without canceling a NOTE: (See 37 CFR 1.116 and 41.33(a))		ected ciaims.
4. 🔲 The amendments are not in compliance with 37 CFR 1.´	21. See attached Notice of Non-Co	ompliant Amendment (PTOL-324).
Applicant's reply has overcome the following rejection(s		
 Newly proposed or amended claim(s) would be a non-allowable claim(s). For purposes of appeal, the proposed amendment(s): a) 	·	•
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is profile that status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1 and 3-20. Claim(s) withdrawn from consideration:		ni be entered and an explanation of
AFFIDAVIT OR OTHER EVIDENCE		
 The affidavit or other evidence filed after a final action, because applicant failed to provide a showing of good ar was not earlier presented. See 37 CFR 1.116(e). 		
 The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to showing a good and sufficient reasons why it is necessal 	overcome <u>all</u> rejections under appe	al and/or appellant fails to provide a
10. ☐ The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER	on of the status of the claims after e	entry is below or attached.
11. The request for reconsideration has been considered be See Continuation Sheet.	ut does NOT place the application i	n condition for allowance because:
12. ☐ Note the attached Information <i>Disclosure Statement</i>(s).13. ☐ Other:	(PTO/SB/08) Paper No(s)	
	/Insun Kang/	
	Examiner, Art Unit 2193	3

Continuation of 11. does NOT place the application in condition for allowance because:

The applicant states that: 1) Aihara with Stolte do not teach a graphical user interface for receiving user input to select one instruction address nor does the combination teach or suggest a designator to denote that a corresponding designated instruction address will proceed to a succeeding stage in a processor pipeline using a next clock cycle (remark, 2). The applicant further states that Stolte does not teach a pipeline view of many instructions at a particular time can be displayed along with dependencies between instructions in the pipeline view which the user can select or deselect. As such, the cited portions of Stolte doe not teach a GUI for receiving user input to select one of the instruction addresses as recited in claim 1. On the contrary, the cited portions of Stolte teach a group of instructions are displayed to which a user can select or deselect a dependency between a pair of instructions. Therefore, the cited portions of Stolte, as applied by the Examiner, do not cure the deficiencies of Aihara (remark, 3). While the cited portions of Aihara may teach a state at which instructions in execution in a pipeline are located at and which stages are stalled, the cited portions of Aihara do not teach or suggest a designator to denote that a corresponding designated instruction will proceed to a succeeding stage in a processor pipeline during a next colock cycle. On the contrary, the cited portions of Aihara only teach what stage in an instruction at, not whether it will proceed to a succeeding stage in the processor pipeline during a next colock cycle. As such, the cited portions of Aihara do not teach a designator to denote that a corresponding designated instruction address will proceed to a succeeding stage in a processor pipeline during a next clock cycle (remark, 4).

In response, the instant invention is directed to visualization of a DSP/superscalar pipeline information obtained from a source code debugger and implemented in conjunction with the cycle-accurate processor modeling simulator. The instant specification states that the "ordering of instructions in the pipeline stages is presented in the context of the developer's code rather than in the context of the pipelining itself (page 10 lines 24-27)." The currently active state is highlighted with a color where the color corresponds to the stage designator (page 16 lines 2-14) in the instant invention. Aihara and Stolte also disclose pipeline visualization systems. Specifically, Aihara clearly discloses a debugger connected to a cycle-accurate instruction set simulator comprising pipeline information displayed on a display screen (i.e. 0022; 0045). The GUI of the source debugger in Aihra displays the pipeline information and the situation of the execution of respective instructions on the pipeline can be thereby grasped adequately via the input device 17 (0044). By using the debugger, it is possible to grasp the current position of the program processing, the progress of processing at the respective stages and the like (0053). The pipeline stage information is stored as to which instruction is in execution at each stage of the pipeline in order to take the pipeline processing into consideration (0045). Aihara also clearly discloses using a color as a designator and non-designator for the stalled and proceeding stages (0057). The screen display of the source code debugger displays the source code on the display device with an arrow in front of an address indicating a current position of execution of the program with pipeline stage signs (0055) displayed in different colors (0057). The stall information storage unit stores information as to whether each stage is in an executable condition or a stalled condition (0045). The storage unit stores information concerning the dependency relations of the registers designated as operands of the respective instructions in progress of processing on the pipeline in order to judge whether the pipeline will stall or not (0045). Aihara states that the "marks indicating stalled stages are highlighted in reverse video or in a different color (0064)" where the stages without the stall mark is highlighted in a different color (designator) from the highlighted color for the stalled stages and will "proceed with the E stage upon execution of the next step (0063)." Therefore, it is clear that the color indicating the stage that will proceed with the E stage upon execution of the next stop without being stalled corresponds to the designator in the instant invention.

Furthermore, although it is not clearly recited in Aihra that an instruction address in the debugger is selected by a user, Stolte clearly recites a user-controlled pipeline view so that a particular instruction address can be selected by a user to show all instructions in the pipeline at a particular point in time (fig. 2; page 5, left col.) where the user controls enable the user to "single-step" through the pipeline to observe the instruction sequences in the pipeline view (page 5).